+91-9003106272
(9.30 am to 7.30 pm)
Contact Us
About Us
Students
Colleges
Franchisee
Gate Material
Placement Ready Login
Login
Sign up
Login
Sign up
Forgot Password
Forgot User Name
Forgot Password
Forgot User Name
Sign up
Home
Placement Ready
My Choice My Future
Courses
Beat Score
Open Courseware
Study Abroad
Funda Spring
Students
Colleges
Franchisee
GATE ECE
GATE CSE
Anna University - ECE
Anna University - CSE
Search
GATE CSE - Important Keywords
Architecture
Single core
Multicore
Single core Architecture
Multicore architectures
SIMD systems
MIMD systems
Interconnection networks
Memory
Memory Architectures
Symmetric Shared Memory
Distributed Shared Memory
shared Memory Architectures
Cache
coherence
Cache coherence
Parallel program
Parallel program design
Scalability
Synchronization
Data Synchronization
data sharing
Data races
Synchronization
locks
primitives locks
mutexes locks
semaphores
deadlocks
livelocks
threads
communication between threads
condition variables
message queues
pipes
Execution Model
MP
Open MP
Open MP Execution Model
Memory Model
Directives
MP Directives
Open MP Directives
Work constructs
sharing Constructs
Work sharing Constructs
Library
Functions
Library functions
Data Handling
Parallelism Functional
Loops
Loops Handling
MPI
MPI program
program execution
MPI program execution
MPI constructs
MPIs support for libraries
libraries support
MPI datatypes
Body solvers
Tree Search
Open MP
MPI
Gate ECE
Gate CSE
Anna University - CSE
Anna University - ECE
Any Queries, please contact us @ 09677117110 or mail to NPTEL.Bodhbridge@btechguru.com
Distributed under Creative Commons Attribution-Share Alike - CC BY-SA.
Back to top
View Cart & Pay
(
0
)