Gate Material Placement Ready Login Sign up Login Sign up

GATE CSE - Important Keywords

Number Systems
Review of Number Systems
Arithmetic Operations
Binary Codes
Codes
Algebra
Boolean Algebra
Boolean Functions
Boolean
Karnaugh Map
Map
Boolean Functions using Karnaugh Map
Tabulation Methods
Logic Gates
NAND Implementations
NOR Implementations
Combinational Circuits
Circuits
Analysis and Design Procedures
Operations
Arithmetic Operations
Circuits for Arithmetic Operations
Code Conversion
Decoders
Encoders
Multiplexers
Demultiplexers
HDL
Introduction to HDL
HDL Models
HDL Models of Combinational circuits
Combinational circuits
Sequential Circuits
Latches
Flip Flops
State Reduction
Assignment
State Assignment
Registers
Shift Registers
Counters
Sequential Logic Circuits
Logic Circuits
Sequential
HDL for Sequential Logic Circuits
Asynchronous Sequential Circuits
Flow Tables
State and Flow Tables
State flow
Reduction of State and Flow Tables
State Assignment
Assignment
Race free State Assignment
Hazards
RAM
ROM
Memory Decoding
Error Detection
Error Correction
Programmable Logic Array
Programmable Array Logic
Array Logic
Array
Programmable Devices
Sequential Programmable Devices
Specific Integrated Circuits
Integrated Circuits
Application Specific Integrated Circuits
Any Queries, please contact us @ 09677117110 or mail to NPTEL.Bodhbridge@btechguru.com
Distributed under Creative Commons Attribution-Share Alike - CC BY-SA.
Back to top
View Cart & Pay (0)