Now we will analyze MOSFET differential amplifiers. As far as the evolution of the differential amplifier is concerned, it follows the same lines as that of the BJT.

(Refer Slide Time: 01:42)

And, we can also conclude same thing about its gain. It is also equal to minus $g_m$ into $R_D$. So, there is no difference except that in the last signal, it behaves differently. Let us see therefore how... So, as far as small signal, this thing, is concerned, its gain is the same – $g$, minus $g_m$ into $R_D$; and input impedance is infinity, of course. Now, in the last signal situation, let us see how it differs. $V_{id}$ in this case, the differential signal…only when differential signal is applied, we want to analyze this; when common mode signal is applied, once again, the gain is exactly similar. That is, it is dependent upon $R_D$ by, let us call this as $R_S$ instead of $R_E$. 
So, R_D and R_S, ratios; so, exactly similar lines. We can split it into two separate blocks and evaluate it as R_D by 2 R_S; minus R_D by 2 R_S. So, V_i d now is equal to, for large signal, V_G S_1, instantaneous value, minus V_G S_2, instantaneous value; V_G S_1 minus V_G S_2. Next, we know that...we will go from here. I, V_D D minus i_D 1 into R_D...
This is R_D; this also is R_D; equals V_D 1, at this point.

(Refer Slide Time: 03:45)

Similarly, V_D D minus i_D 2 R_D is equal to V_D 2, at any instant of time. And V_naught is equal to V_D 2, V_D 1 minus V_D 2 as defined here, which will be nothing but...let us see. It is i_D 2 minus i_D 1 into R_D, from these two equations.
V_D_1 \text{ minus } V_D_2 \text{ is } i_D_2 \text{ minus } i_D_1 \text{ into } R_D. \text{ So, we have } i_D_2 \text{ minus } i_D_1 \text{ equals } V_{\text{naught}} \text{ by } R_D; \text{ an important equation. And what is } i_D_2 \text{ plus } i_D_1? \text{ To get it, } i_D_2 \text{ plus } i_D_1 \text{ is equal to, we will call this again, on similar lines as the BJT differential amplifier, as } I_{\text{naught}}.

(Refer Slide Time: 05:10)
So, from these two equations, we can write down $i_D 2$ as equal to...add these two; $I_0$ by 2 plus $V_0$ by 2 $R_D$. Is this clear? $2i_D 2$ is this plus this. So, $i_D 2$ is this plus that by 2.

(Refer Slide Time: 05:26)

And $i_D 1$ equals, subtract this, this from this, you get $2i_D 1$. So, $I_0$ by 2 minus $V_0$ by 2 $R_D$.

(Refer Slide Time: 05:55)
So, you got \( i_D 1 \) and \( i_D 2 \) in terms of \( V_{naught} \) and \( I_{naught} \). Now, \( i_D 1 \) is also known to be equal to \( K \times V_G S 1 - V_T \) whole square; or, from which, we get \( V_G S 1 \) as root of \( i_D 1 \) by \( K \) plus \( V_T \). Similarly, \( V_G S 2 \) is root of \( i_D 2 \) by \( K \) plus \( V_T \). Therefore \( V_G S 1 \) minus \( V_G S 2 \) which is defined as \( V_i d \), \( V_G S 1 \) minus \( V_G S 2 \) defined as... \( V_i D \) is nothing but root of \( I_D 1 \) minus root of \( i_D 2 \) by root \( K \).

(Refer Slide Time: 06:59)

So now, \( i_D 1 \) and \( i_D 2 \); you substitute from that, you get this as... \( I_D 1 \) was \( I_{naught} \) by 2 minus \( V_{naught} \) by 2 \( R_D \), minus \( I_{naught} \) by 2 plus \( V_{naught} \) by 2 \( R_D \), whole thing divided by root \( K \) is \( V_i d \).
So, this is giving you $V_{id}$ as a function of $V_{naught}$. But we want $V_{naught}$ as a function of $V_{id}$. So, we can actually now see that root $K$ into $V_{id}$ whole square... I take this on to this side and square the whole thing. This is equal to...this minus this whole square which is $I_{naught}$ by 2 minus $V_{naught}$ by 2 R D plus $I_{naught}$ by 2 plus $V_{naught}$ by 2 R D. This square plus this square minus this into this; this into this. That is root of $I_{naught}$ by, $I_{naught}$ square by 4, minus $V_{naught}$ square by 4 R D square. This into 2; this whole thing is equal to $K$ into $V_{id}$ square. Is this clear?
So, this I naught by 2 and this whole thing simplifies to simply I naught; or we get I naught minus K times V i d square equals 2 root I naught square by 4 minus V naught square by 4 R D square.

Now, what do we do? We have to square, once again, I naught... We will take this as square plus K square V i d to the power 4 minus 2 K V i d square I naught. This is going
to be equal to 4 times $I_0$ squared by 4 minus $V_0$ squared by 4 $R$ $D$ squared. Clear?

(Refer Slide Time: 10:28)

So now, you have this getting cancelled with this. This is $I_0$ squared; that is $I_0$ squared; and we get this as minus $V_0$ squared by 4 $R$ $D$ squared. 4, 4 gets cancelled. So, we make this plus. Or, we want $V_0$. So, $V_0$ by $R$ $d$, root of that. We take root of this. If we take root of this, we have $V$ $i$ $d$ squared $V$ $i$ $d$ to the power 4 here. So, $V$ $i$ $d$ we get; and we will take actually the whole thing out. 2 $K$, root of 2 $K$ into $I_0$ naught, when I am taking the root, $I_0$ naught 2 $K$; root of that into $V$ $i$ $d$ 1, root of 1 minus... I have taken out $V$ $i$ $d$ squared; so, we get $V$ $i$ $d$ square remaining there. I have taken out $K$. So, $K$ remains there. I have taken out 2. So, it will be divided by 2. I have taken out $I_0$ divided by $I_0$. Is it clear? Please check that.
So, this is the relationship between input and output. \( V_{\text{naught}} \) into this. So, \( V_{\text{naught}} \) is equal to \( R_D \) into \( V_{\text{id}} \) root of this into that, square root. It could be plus or minus. So, it is strictly speaking minus because that is a phase shift of 180 degree as we have assumed the polarity.

So, this factor, if you verify, minus \( R_D \) \( V_{\text{id}} \) root of 2 \( K \) into \( I_{\text{naught}} \). If you verify, please verify. This factor, 2 root of 2 \( K \) \( I_{\text{naught}} \) is nothing but what? - the \( g_m \). If you verify, the \( g_m \) of the whole thing will be this; \( g_m \) into \( R_D \).

Then, each of the FETs will be operating at \( I_{\text{naught}} \) by 2. See, operating current of the FET will be \( I_{\text{naught}} \) by 2, from which we can obtain the \( g_m \) of the FET, from its characteristic. So, you will see that this is nothing but \( g_m \), minus \( g_m \), into \( R_D \) into \( V_{\text{id}} \) which is the small signal gain. Apart from that, we have a non-linearity coming into picture.

In order that it is perfectly linear, now we get an important factor regarding distortion. \( K \) into \( V_{\text{id}} \) square divided by 2 \( I_{\text{naught}} \) should be much less than 1. So, \( K \) into \( V_{\text{id}} \) square divided by 2. \( I_{\text{naught}} \) should be much less than 1. This is going to be small signal;
then it is perfectly linear. So now, like, we have got in the case of differential amplifier using BJTs, we got \( V_p \) square divided by 96 \( V_T \) square or something like that; much less than 1. Similar to that, we have got a condition here.

(Refer Slide Time: 14:34)

But here, please remember, we have not yet obtained the harmonic distortion. This is only the square root of 1 minus this kind of thing. If this factor is much less than 1, then I can make certain approximations. What are those approximations?

If this factor is much less than 1, the square root can be approximated as…you know mathematics…1 minus...if this 1 minus, square root of 1 minus \( x \) and \( x \) is small, what is square root of 1 minus \( x \)? 1 minus \( x \) by 2. So, square root of this. Therefore, approximation under this assumption, \( V_{naught} \) is equal to minus \( R_D \) root of 2 \( K \) I naught into \( V_i \) d into 1 minus \( K \) \( V_i \) d square divided by 4 I naught. Square root is gone.
Now, what is the non-linearity existing? Again, you can notice something. This is $V_{id}$ and there is $V_{id}^3$. So, if you go for only sort of amplifier using, let us say, common source amplifier instead of common emitter, using MOSFET you go for common source. The non-linearity will be square non-linearity; the second harmonic is the first component; in fact, the only component that comes into picture for distortion. But it is going to be dominant. Here, in the differential amplifier, you will see that the harmonic component is what? - third harmonic, like in the case of bipolar junction transistor.

Now in this, $V_{naught}$ is equal to minus $R_D$ into this factor is nothing but $g_m$; and this is $V_{id}$. So, this is what happens to the signal; linear part of the signal component. This into $1 - K \frac{V_{id}^2}{4I_0}$. 

(Refer Slide Time: 15:41)
So now, suppose V_i d is taken as V_p sine omega t. Then, what happens? Let us see. So, we have the fundamental component coming as minus R_D g_m into V_p sine omega t. That is clear. So now, what is the component corresponding to the other part? Minus R_D g_m. Now, we will take this V_p inside, sine omega t. So, we get K into V_p cube sine cube omega t by 4 I_{naught}.
Now, sine cube omega t... Yesterday also, we had converted into 3 sine omega t minus sine 3 omega t by 4.

(Refer Slide Time: 18:21)

So, we can now see that this 4 combined with this, you get 16. So, the third harmonic component is going to be $K V_p^2$ divided by 16 $I_0$ against $V_p$ of the fundamental. $g_m R_D$ is a common factor for both.

(Refer Slide Time: 18:52)
So, let us do the same thing that we did earlier. So, the fundamental component will be minus $g m R D$ into $V_p$; T component of the fundamental; and this one, the harmonic percentage dis… or ratio of the distortion is going to be again minus $g m R D$ into $V_p K V_p^2$ by $16 I_{naught}$.

(Refer Slide Time: 19:45)

Is this clear? So, you can see now that this $K V_p^2$ by $16 I_{naught}$ should be kept at whatever value you want; 1 percent – it means 1 over 100. That will give you the value of, maximum value of, $V_p$ for which it can be used.
Now, I want you to work out the same problem that we worked out with BJT differential amplifier compared with BJT common emitter amplifier. Here, compare common source amplifier which has square law distortion coming into picture at the output and second harmonic component coming at the output. Find out the V_p required for 1 percent distortion at the output in both the cases and compare these and you will definitely see that differential amplifier is far superior to the common source amplifier. So, distortion wise, this amplifier is definitely superior. Therefore, again, we will never go for such common source amplifiers as discrete stages; we will go for the differential amplifier because it has superior large signal properties.

Now, as far as the current switching, etcetera, that we discussed in the earlier situation is concerned, here also, it is valid. The current gets completely switched over to this when V_i_d is positive and large; and current gets completely switched over to this when V_i_d is negative and large. And therefore, the output voltage swing is again equal to twice i not into R_D.

So basically, except for the non-linearity, the rest of the things remain the same. This output swing is once again obtained only when these transistors do not go to the triode
region when the full current is flowing through these; just like BJT not going to saturation when the full current is flowing through this. Only under this assumption we have this full swing of $2I_{naught}R_D$ peak to peak, symmetric swing, because of the differential signal.

(Refer Slide Time: 22:30)

Now, as far as common mode operation is concerned, again the same thing is valid; that if I shot this, no $V_{I_d}$ is there. Then, there will not be much of a change that is going to occur here. This voltage can keep on rising until this voltage, which is drain to gate voltage, becomes equal to minus $V_T$; until the drain to gate voltage becomes equal to minus $V_T$, at which point of time, it is entering the triode region.

So, that will be the limiting common mode signal, upper limit on common mode signal that you can apply to this differential amplifier. On the lower side, obviously, it can go on until $I_{naught}$ becomes equal to zero. So, these are the signal limitations of the differential amplifier, both for common mode and differential mode. When both of them are coexisting, obviously, the voltage here, the minimum voltage here, is likely to be $V_D$ minus $I_{naught}$ into $R_D$; and that will set up a limit on this.
Just as we have discussed offset voltages in BJT differential amplifiers, let us also consider offset voltages in MOS differential amplifier.

Now, in the last class when we discussed the offset in BJT, what we said was there is an output offset voltage and that is very easily defined as... voltage is that voltage that appears at the output when input is made zero. So, V id is zero. Under that situation, why would output have an offset?

(Refer Slide Time: 24:34)

Obviously, i D 1 is not equal to i D 2 because i D 1 is equal to K times V G S minus V T and this V G S because... as far as the MOSFET is concerned now, input is grounded and the sources are connected together; both the inputs are grounded, sources are connected together. So, what happens? V G S will be the same for both. V G S 1 is same as V G S 2. So, V G S 1 is equal to V G S 2 is equal to V G S, under this situation.
So, this is \( K \) times \( V_{GS} \) minus \( V_T \) whole square. \( i_{D2} \) is also \( K \) times \( V_{GS} \) minus \( V_T \) whole square; but they are not identical. They can have the \( K \) as \( K_1 \) and \( K_2 \); and of course, \( V_Ts \) also can be \( V_{T1} \) and \( V_{T2} \), but we are assuming that the threshold voltages are same. And threshold voltages are process dependent and this is process dependent as well as geometric bit dependent. We are assuming that there is mismatch only in geometry. So, \( K_1 \) and \( K_2 \).
So then, we know that i D 1 is different from i D 2. So, V naught is simply i D 2, V naught offset, i D 2 minus i D 1 into R D. According to us therefore, this is equal to...we have here K 1 i D 1, i D 2, minus K 2 minus K 1 into V G S minus V T whole square into R D.

(Refer Slide Time: 26:46)
So, it is the mismatch factor which is responsible for the output offset and $V_{GS}$ minus $V_T$ whole square is nothing but $i_D 1$ by $K$. So, we can put this as $i_D 1$ by $K$; and what is $i_D 1$? $i_D 1...since$ these are...it is going to be very nearly equal to $I_{naught}$ by 2. It is going to be slightly different because of the fact that $K_1$ is going to be different from $K_2$. So, $i_D 1$ by $K$ into $R_D$, $K_1$; $i_D 1$ by $K_1$ or $i_D 2$ by $K_2$ is equal to this. So, this is the output offset. Is it clear?

(Refer Slide Time: 27:40)

Now, in a good differential amplifier, $i_D 1$ will be very nearly equal to $i_D 2$; will be very nearly equal to $I_{naught}$ by 2, nominally. But, they will be different because of the fact that $K_1$ is slightly different from $K_2$. So, in this expression therefore, you can put $i_D 1$ as $I_{naught}$ by 2 and this $K_1$ very nearly equal to $K_2$. Fine.

What about input offset? Now, as far as input offset is concerned, what is the basic definition? It is that voltage that I have to apply at the input, in order to make the output equal to zero.
That means under this situation of $K_1$ being different from $K_2$, I am making $i_{D1}$ equal to $i_{D2}$. If I make $i_{D1}$ equal to $i_{D2}$, output voltage will be, offset voltage will be, zero. So, $i_{D1}$ is made equal to $i_{D2}$ equal to $I_{naught}$ by $2$. Under this situation, what is going to be the... I mean $i_{D1}$ is going to be equal to $i_{D2}$. We are not interested in this factor. $i_{D1}$ is equal to $i_{D2}$.

(Refer Slide Time: 29:16)

Under this situation, we have $K_1$ into $V_{GS1}$ minus $V_T$ whole square equal to $i_{D1}$; or $V_{GS1}$ is equal to root of $i_{D1}$ by $K_1$ plus $V_T$. $V_{GS2}$ is equal to root of $i_{Ds}$, sorry, $i_{D2}$ by $K_2$ plus $V_T$. 
So, V GS1 minus V GS2 is the V id, input offset. This is input offset voltage, when i D 1 is equal to i D 2. So, we have this equal to root of i D 1 or i D 2, whichever; both are same; into 1 by K 1 minus 1 by K 2; root of K 1 and root of K 2. This is the what? This is the input offset voltage.
Here, please note that we had assumed $K_1$ and $K_2$ to be different. This could have resulted in the input offset...could have been resulted also because of $V_{T1}$ and $V_{T2}$ being different. That means this plus $V_{T1}$ minus $V_{T2}$ is going to be the further addition to this input offset. This is what you should bear in mind.

(Refer Slide Time: 31:40)

And therefore, because of such uncertainties in these two parameters, typically a MOSFET differential amplifier has about 20 millivolts offset voltage, as against, what did we get for BJT? - of the order of 1 to 2 millivolts; an order of magnitude higher input offset voltage for MOSFET. This is to be borne in mind by a design engineer because we will therefore never use a MOSFET as a differential amplifier stage at the input of any amplifier, if offset has to be reduced.

Obviously, this is what is called Delta $V_{GS}$ offset because primarily it comes because of $V_{GS}$ being different for the same current. This is called Delta $V_{GS}$ offset as against in BJTs it is called Delta $V_{BE}$ offset. So, this is of the order of 20 millivolts as against 2 millivolts in $(\text{meter Refer Slide Time: 32:50})$. 

23
So, at any time you can say therefore that, as far as Delta V B E or Delta V G S offset is concerned, BJT is the one to be selected. And also in this I said, if you go for higher input impedance by pairing Darlington transistors as differential pairs, then the uncertainty here will go to double; instead of 2 millivolts it will become 4. If you use 3 such transistors, it will become 6 millivolts, even though the Beta is progressively increasing and the base current is progressively decreasing for this; or, input impedance is progressively increasing.

This is the configuration with the highest input impedance, infinity; and there you have maximum offset. This is the case with any amplifier configuration. If you try to increase the input impedance, input offset will increase. There is always a price that you pay, somewhere or the other. So, when you try to increase the input impedance by any means, the input offset voltage will increase. This is a serious problem particularly in D C amplifier or low frequency amplifiers.

So, where the input offset is of no consideration, where other offset voltages are more dominant, there you can use MOSFET differential amplifier. Now, what are the other
offsets that can come about is what I would like to discuss in the few minutes that are left.

First, consider the bipolar transistor. Now, this is what is called Delta VBE offset. When both the bases are connected together, VBEs are the same. At that point, the two currents are different.

Now, you can have, apart from this, because of finite base current and finite base resistance that you are putting some base resistance, let us say, R B 1, R B 2 in your circuit. That means it is not grounded straight. It is grounded through a DC resistance of R B 1 and R B 2 through the respective bases. In such a situation, in this case, you have what is called I B 1; and in this case, you have I B 2.

(Refer Slide Time: 35:30)

So, this will develop a voltage of I B 1 into R B 1 and that will develop a voltage of I B 2 into R B 2. The differential voltage applied to the base now is I B 1 R B 1 minus I B 2 R B 2. This is the differential voltage. If I B 1 is same as I B 2, R B 1 is same as R B 2, this voltage is zero. So, R B 1 should be same as R B 2; I B 1 should be same as I B 2. R B 1
and R B 2 are external resistances that are put. So, even if I B 1 and I B 2 are not equal, we can make these resistances such a way that this whole difference is equal to zero.

(Refer Slide Time: 36:25)

This kind of offset is called bias current, input bias current offset. That means this arises whenever I B 1 is not equal to I B 2. This can happen because even if these two currents are the same, even if these two currents are the same; because, the Betas are drastically different. Alphas may be very nearly equal to 1. One Alpha may be point 995; another Alpha may be point 994. That means Alphas are very nearly the same; but Betas can be now drastically different. And therefore, these two base currents may be different for the same matched pair. Base currents may be different because Betas are going to be different; and therefore, the bias current flowing through the different base resistances through this will create an offset.
And this is an important design requirement; that if you are worried about biased current flowing through resistance, this bias current may be very low. That depends upon the value of Beta. It will become still lower when we are using the Darlington pair. So, that means using Darlington pair or using MOSFET or JFET, we will make this bias current offset progressively come down.

It is very bad in the case of a single pair of transistor. So the bias current offset is a serious problem in the case of a BJT and when it is a single pair. It is of no concern when it is a MOSFET, because bias current is almost zero. So, it is almost non-existent in the case of a MOSFET. So, if you have the sources coming with large resistances at the inputs which were therefore called bias current offset, then you will use MOSFET as input stage.

But, if you are sure of sources with low valued resistances coming at the input, where the bias current offset is going to be extremely small because the impedance $R_{B1}$ and $R_{B2}$ are going to be very low, then we will use bipolar junction. So, application depends upon the source that you are going to choose for your application. So, this amplifier...what it is going to be; whether it is going to be MOSFET input or BJT input depends upon the
source impedance and whether it is a low frequency application or not. So, this is an important aspect about offset. The total offset is going to be bias current offset plus Delta V G S offset, or Delta V B E offset; and the voltage may be able to drift either because of bias current offset voltage or because of Delta V B E or Delta V G S offset or both.

Let us now work out an example using this MOSFET differential amplifier - Example 15. Determine the following for the MOSFET differential amplifier shown biased at $I_0$ equal to 2 milliampere.

(Refer Slide Time: 40:17)
The MOSFET differential amplifier is shown here. T1, T2 biased at I_n equal to 2 milliamperes. If it is 2 milliamperes here, then we know that this current and this current being equal will be equal to 1 milliampere each.

(Refer Slide Time: 40:41)

So, we know that I_D S Q is equal to 1 milliampere; is equal to K into...which is 1 milliampere per whole square into V_G S Q minus V_T whole square. So, this is 1. So, V_G S Q is equal to 2 volts from this; 2 minus 1 is 1, equal to 1.
So, we get from this relationship that V G S Q here becomes 2 volts each. So, this is plus; this is minus; this is plus; this is minus; this is 2 volts; this is minus 10 volts. So, the drop across this is 8 volts.
We want to have 2 milliamperes through that and 8 volts is the drop across it; and therefore, R is equal to...R is equal to 8 volts divided by 2 milliamperes which is equal to 4 Kilo ohms.

(Refer Slide Time: 41:47)

So, we get the value of R required to bias this at 2 milliamperes as equal to 4 Kilo ohms. Now we are in business. We can first find out the operating point of the transistors. This is already given as 1 milliampere because this is 2 milliamperes. So, the voltage here is going to be a drop of 5 volts; 1 milliampere into 5 K is 5 volts. So, this is 10 volts. So, this voltage is 5 volts; this is 5 volts. So, V D G Q is 5 volts and I D S Q is already given as 1 milliampere. So, this is the operating point.

Then we want the differential mode gain. We would like to now find out the g m of the FET. g m is equal to...we know that it is 2 K into V G S Q minus V T because I D S Q is equal to K into V G S Q minus V T whole square. Differentiating with Delta I d by Delta V G S comes as 2 K into V G S Q minus V T. That is, V G S Q minus V T into K, this whole square is equal to I D S Q.
So, strictly speaking, in this case, I_D S Q is always equal to I_nought by 2 for the differential amplifier. So, I would like to express g_m of a differential amplifier in terms of I_nought. So, I_D S Q is always equal to I_nought by 2 for differential amplifier. That means V_G S Q minus V_T is equal to root of I_nought by 2 K from this, always. Therefore, g_m of the differential amplifier is equal to 2 K into root of I_nought by 2 K which is always equal to I_nought into 2 K.

(Refer Slide Time: 44:08)
So this...earlier also I have mentioned...you have substituted for $g_m$; root of $I_{naught}$ into $2 \, K$, given $I_{naught}$ as 2 milliamperes and $K$ as 1 milliampere per whole square. We have $g_m$ equal to root of $I_{naught}$. This is 2 milliamperes into 2 $K$, which is milliampere per volt square. We get 2 millisiemens as the $g_m$ of the differential amplifier.

(Refer Slide Time: 44:48)

So, the gain of the differential amplifier is simply $g_m$ into $R_d$. This we had established. Minus $g_m$ into $R_d$; this is the differential mode gain. So, this is equal to minus 2 into $R_d$ is 5 $K$. So, this is minus 10. So, this is the differential mode gain single ended output. This is equal to minus 5. That is, it is minus $g_m$ into $R_d$ by 2. So, the b part is over, differential mode gain.
Now, we have to discuss about common mode gain. So, common mode gain also, we can replace the whole thing by its equivalent circuit and do it; and we can show that it is similar to what we obtained in the case of a bipolar junction transistor.

So, one way is you can replace the whole thing by its equivalent circuit 5 K. This is connected to ground; and you have the $g_m$ into $V_g$ and we are having it at the source;
and from the source, we have to the ground, a resistance of now, 2 R. R is already known as 4 K. So, 2 R is equal to 8 K. So, this is the ground; g is... So, this is the equivalent circuit that we have to solve.

So, we would like to now find out the output here; and through the output, we have this current flowing, g m into V g s. So, g m into V g s into 5 K is the output. That divided by the input... Now, this is actually...the same current is going to flow through this particular thing. And therefore, the V g s is going to be the input.

(Refer Slide Time: 47:14)

So, actually speaking, we are going to apply a voltage here from this point to ground which is the common mode voltage. So, the input is going to be V g s, which is V C minus g m V g s, g m into V g s, because this is going to develop a potential like this. So, into 8 K; this is the V g s here. V g s is V C minus the drop here; g m V g s into 8 K. So, output is, V naught is equal to g m V g s into 5 K.
So, we can actually eliminate $V_{gs}$ from this and obtain $\frac{V_C}{V_{gs}}$ divided by... That is $V_{naught}$ divided by $V_C$ as the common mode gain. So, $V_{gs}$ is equal to $V_C - g_m V_{gs} 8K$. That means $V_{gs}$ into $g_m$ is already given as 2 millisiemens. So, this is going to be 2 into 8K. 2 into 8K is 16. So, $V_{gs}$ into 17 is equal to $V_C$. 

(Refer Slide Time: 48:58)
So, we have got \( V_C \) in terms of \( V_g \). So, we substitute it there. \( V_\text{naught} \) is equal to \( g_m \) \( V_g \) \( s \) into \( 5 \) \( K \). So, \( g_m \) \( V_g \) \( s \) into \( 5 \) \( K \). So, this is \( g_m \) into \( V_g \) \( s \); is going to be equal to 10 \( V_g \) \( s \); \( g_m \) into \( V_g \) \( s \) is 2 into \( 5 \) \( K \); so, 10.

(Refer Slide Time: 49:32)

So, 10 \( V_g \) \( s \) divided by \( V_C \) which is 17 \( V_g \) \( s \). So, you can see that the common mode gain is 10 by 17.

(Refer Slide Time: 49:56)
So, common mode rejection ratio, CMRR is $A_d$ by $A_c$ which is equal to $5$ divided by $10$ by $17$; or this is $8$ point $5$.

(Refer Slide Time: 50:18)

So, we have now worked out for this differential amplifier, all these - the operating point of the transistor, differential mode gain, common mode gain and CMRR.