Keyword Search
Advanced Search
Computer Science and Engineering  Low Power VLSI Circuits & Systems
Title: Low Power VLSI Circuits & Systems
Department: Computer Science and Engineering
Author: Prof. Ajit Pal
University: IIT Kharagpur
Type: WebLink
Abstract: Power consumption is the bottleneck of system performance and is listed as one of the top three challenges in ITRS 2008. Low power design can be exploited at various levels, e.g., system level, architecture level, circuit level, and device level. This paper first gives a brief overview for low power optimization techniques at system and architecture level, then focus discussion on circuit level methods specifically state'of'the'art low power design techniques of clocking systems.
Bodhbridge, Copyright © 2009 All rights reserved., is a portal by BodhBridge ESPL.