# Plan, Prepare, Practice and Perform

Engineering Courses, Campus Placement Preparation, Bank exam & GATE Preparation

India's No.1 Platform for Online Learning, Served more than 1.1 lakh Premium Users, Unique platform for students in higher education in India

Chapter 1: Boolean algebra
Combinational Logic Basics
Combinational Circuits
Diode Rectifier Circuits
Logic Simplification
Karnaugh Maps Amd Implicants
Logic Minimization Using Karnaugh Maps
Karnaugh Map Minimization Using Maxterms
Bjt Small Signal Analysis
Electromagnetic Waves - Ii
Chapter 2: Minimization of boolean functions
Diode Rectifier Circuits
Karnaugh Maps Amd Implicants
Logic Minimization Using Karnaugh Maps
Karnaugh Map Minimization Using Maxterms
Diffraction - Iv
Chapter 3: Logic gates
Bjt Amplifier - Part - 1
Design Of Arithmetic Circuits
Chapter 4: Digital IC families(DTL,TTL,ECL,MOS,CMOS)
Transistor Operation - Part - 1
Design Of Arithmetic Circuits
Chapter 5: Combinatorial circuits:arithmetic circuits
Arithmetic Circuits
Subtractors
Design Of Adder Circuits
2's Complement Subtractor And Bcd Adder
Design Of Arithmetic Circuits
Chapter 6: Code converters
Code Convertors
Code Convertors
Parity Generators And Display Decoder
Chapter 7: Multiplexers
Multiplexer Based Design
Design Of Arithmetic Circuits
Chapter 8: Decoders
Decoders
Chapter 9: PROMs and PLAs
Proms And Plas
Proms And Plas
Proms And Plas
Proms And Plas
Chapter 10: Sequential circuits:latches and flip and flops
Review Of Flip-flops
Review Of Flip-flops
Sequential Circuit Design
Msi Implementation Of Sequential Circuits
Design Of Sequential Circuits Using One Hot Controller
Introduction To Sequential Circuits
S-r, J-k And D Flip Flops
J-k And T Flip Flops
Triggering Mechanisms Of Flip Flops And Counters
Chapter 11: Counters and shift registers
Introduction To Sequential Circuits
Introduction To Sequential Circuits
S-r, J-k And D Flip Flops
J-k And T Flip Flops
Triggering Mechanisms Of Flip Flops And Counters
Shift Registers
Application Of Shift Registers
Design Of Synchronous Sequential Circuits
Design Using J-k Flip Flop
Chapter 12: Sample and hold circuits
Atm Networks
Hvdc
Compensation Of Transmission Lines
Chapter 14: DACs
Methods Of Voltage Control
Chapter 15: Semiconductor memories
Memory Organization-i
Memory Organization-ii
Memory Organization-iii
Memory Organization-iv
Memory Organization-v
Cache Memory Architecture
Cache Memory Architecture Ram Architecture
Ram Architecture
Dam Architecture-1
Dam Architecture Buffer Cache
Buffer Cache
Secondary Storage Organization-i
Secondary Storage Organization-ii
Secondary Storage Organization-iii
Design Of Arithmetic Circuits
Chapter 16: Microprocessor(8085):architecture
Capacitance Of Transmission Lines
Compensation Of Transmission Lines (contd.)
Chapter 17: Programming
Voltage Regulation (vr)
Underground Cables
Chapter 18: Memory and I/O interfacing
Memory Organization-i
Memory Organization-ii
Memory Organization-iii
Memory Organization-iv
Memory Organization-v
Cache Memory Architecture
Cache Memory Architecture Ram Architecture
Cables (contd.)
Ram Architecture
Insulators For Overhead Lines
Dam Architecture-1
Dam Architecture Buffer Cache
Buffer Cache
Secondary Storage Organization-i
Secondary Storage Organization-ii
Secondary Storage Organization-iii